



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. ATTORNEY DOCKET NO. FILING DATE FIRST NAMED INVENTOR CONFIRMATION NO. 10/091,698 03/05/2002 100202181-1 7441 Brian N. Ripley **EXAMINER** 7590 08/11/2005 HEWLETT-PACKARD COMPANY ROJAS, MIDYS Intellectual Property Administration PAPER NUMBER ART UNIT P.O. Box 272400 Fort Collins, CO 80527-2400

DATE MAILED: 08/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

2					
1		Application No.	Applicant(s)		
		10/091,698	RIPLEY, BRIAN	N.	
Office Action Sum	mary	Examiner	Art Unit	T	
		Midys Rojas	2189		
The MAILING DATE of thi Period for Reply	s communication appe	ars on the cover sheet	with the correspondence ac	idress	
A SHORTENED STATUTORY F THE MAILING DATE OF THIS O - Extensions of time may be available under after SIX (6) MONTHS from the mailing dat - If the period for reply specified above is les - If NO period for reply is specified above, th - Failure to reply within the set or extended p Any reply received by the Office later than the earned patent term adjustment. See 37 CF	COMMUNICATION. the provisions of 37 CFR 1.136i e of this communication. s than thirty (30) days, a reply wi e maximum statutory period will eriod for reply will, by statute, ca hree months after the mailing de	(a). In no event, however, may rithin the statutory minimum of t apply and will expire SIX (6) M ause the application to become	a reply be timely filed thirty (30) days will be considered time ONTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).		
Status					
1) Responsive to communication	ition(s) filed on <u>31 Ma</u> j	<u>/ 2005</u> .			
2a)⊠ This action is FINAL .	2b)⊡ This a	ction is non-final.			
3)☐ Since this application is in	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is				
closed in accordance with	the practice under Ex	parte Quayle, 1935 C	.D. 11, 453 O.G. 213.		
Disposition of Claims					
4)⊠ Claim(s) <u>1-14,16-20 and 2</u>	I)⊠ Claim(s) <u>1-14,16-20 and 23-25</u> is/are pending in the application.				
4a) Of the above claim(s) _	is/are withdrawr	from consideration.			
5) Claim(s) is/are allow	wed.				
6)⊠ Claim(s) <u>1-14,16-20 and 2</u>	3-25 is/are rejected.				
7) Claim(s) is/are obje	cted to.				
8) Claim(s) are subject	t to restriction and/or	election requirement.			
Application Papers					
9) The specification is objected	ed to by the Examiner.				
10)⊠ The drawing(s) filed on <u>05 March 2002</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.					
Applicant may not request the	at any objection to the dr	awing(s) be held in abey	ance. See 37 CFR 1.85(a).	. -	
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is o	bjected to by the Exa	miner. Note the attach	ed Office Action or form P	ГО-152.	
Priority under 35 U.S.C. § 119					
2. Certified copies of the3. Copies of the certified	None of: ne priority documents l ne priority documents l ed copies of the priority International Bureau (nave been received. have been received in y documents have bee PCT Rule 17.2(a)).	Application No en received in this National	Stage	
Attachment(s) 1) ☑ Notice of References Cited (PTO-892) 2) ☑ Notice of Draftsperson's Patent Drawir 3) ☑ Information Disclosure Statement(s) (P	g Review (PTO-948)	4) ☐ Interviev Paper N	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application (PT0	O-152)	
. apor 110(0)/11/an Dato		5) L. Oillet	·	•	

DETAILED ACTION

Response to Arguments

Applicant's arguments filed on May 31st, 2005 have been considered but are moot in view of new grounds of rejection.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-14, 16-20, and 23-25 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al. (2003/0158995).

Regarding Claim 1, Lee discloses a variable width memory system comprising (DRAM control with adjustable page size):

a bus for communicating information (Figure 1, exemplary system, buses 160, 170);

a plurality of memory locations coupled to said bus (memory locations of memory 140), said plurality of variable width memory locations store information (DRAM access, Abstract, wherein storing is an accesses), wherein said plurality of variable width memory locations receive a number of bits corresponding to the width of the variable memory locations (determining adjustable page portion, Claim 1); and a controller coupled to said bus 410 (Figure 4), said controller directs access to said plurality of variable width memory locations being accessed (page 2, paragraphs 18 and 19). Being that the memory has variable widths (page size),

the number of widths accessed depends of the current width of the memory location accessed.

Additionally, since the page width is determined for each access, all memory pages do not have to have the same width.

Regarding Claim 2, Lee discloses variable width memory locations 420 included on a single memory substrate (see Figure 4).

Regarding Claim 3, the memory of Lee can be implemented a DRAM (abstract).

Regarding Claims 4-5, the memory locations of Lee have individual addresses (memory row address, memory column strobe, Page 2, paragraph 19) and therefore, are identified by unique internal identifiers. The addresses are used by the controller in making access requests. Additionally, such addresses are part of a mapping system used at the time of access implemented in the memory controller 410.

Regarding Claim 6, in the system of Lee, two memory locations could have the same width (page size) depending on the parameters being used and in what the page sizes are determined to be in step 520 (Figure 5, and paragraphs 0025-0026).

Regarding Claim 7, Lee discloses variably configuring the width (page size) of the memory in order to achieve a reduction delay by increasing page hit rate (processor operations) thus decreasing power consumption (paragraph 0008).

Regarding Claim 8 and 14, Lee et al. discloses a variable width memory (Fig. 1, 140) comprising receiving a register indicator corresponding to a register (internal address provided from the requester); accessing a memory cell (memory controller multiplexes row and column address to system memory) based on said register indicator, wherein said memory cell is allocated a storage size correlating to the bit capacity of said register (determine page size,

Figure 5); and transferring information between said memory cell and another component (data is transferred between memory controller and system memory 420, paragraph 0019), wherein said information includes the same number of bits as said bit capacity, and varying the bit capacity on a per access basis to the memory cell automatically (Figure 5). Being that the memory has variable widths (page size), the number of widths accessed depends of the current width of the memory location accessed. Additionally, since the page width is determined for each access, all memory pages do not have to have the same width.

Regarding Claims 9, the register indicator (memory address) is received from a processor (requester). Page 2, paragraph 0018.

Regarding Claim 10, the bit capacity is determined (Figure 5) by processing criteria (input from requester) associated with a processor.

Regarding Claim 11, the data being transferred (see Figure 4) is in the form of a packet wherein packets are a group of bits or bytes of information.

Regarding Claim 12, the information being transferred to and from the memory also includes information such as column address strobe, row address strobe, and write enable (paragraph 0019). These commands are associated with certain fields in the memory and participate in the performance of accessing functions for completing such commands.

Regarding Claim 13, the information being transferred that is associated with certain fields (row and column address information) is sequentially received and taken in by the memory 420 (see Figure 4).

Regarding Claim 20, Lee et al. discloses a variable memory width assignment method (Figure 5) comprising analyzing a data block configuration specification (as part of determining

process 520, Figure 5); identifying bits in a portion of said block of data while variably configuring the width (page size) of the memory in order to achieve a reduction delay by increasing page hit rate (processor operations) thus decreasing power consumption (paragraph 0008); and assigning a memory location width equal to said number of bits in said portion of said block of data (produce an adjustable page portion for prior access... Page 3, paragraph 0023), the data being transferred (see Figure 4) is in the form of a packet wherein packets are a group of bits or bytes of information; this information also includes column address strobe, row address strobe, and write enable (paragraph 0019). These commands are associated with certain fields in the memory and participate in the performance of accessing functions for completing such commands; they are sequentially received and taken in by the memory 420 (see Figure 4).

Being that the memory has variable widths (page size), the number of widths accessed depends of the current width of the memory location accessed. Additionally, since the page width is determined for each access, all memory pages do not have to have the same width.

Regarding Claims 16-18, as in all memories, the variable page size memory of Lee et al. has many memory locations uniquely identified by memory addresses, which could be known as external identifiers (paragraph 0018) and these are used in accessing the adjustable memory pages (locations of various widths, paragraph 0010).

Regarding Claim 19, Perego et al. discloses an adjustable page size memory system, which arranges incoming bits in a contiguous manner during the write operation (paragraph 0019).

Regarding Claim 23, Lee et al. discloses a variable width memory (adjustable page size) assignment system (Abstract) comprising a means for communicating memory location

Application/Control Number: 10/091,698 Page 6

Art Unit: 2189

identifiers (internal address provided by the requester); a means for storing information in a uniquely identifiable different width memory locations corresponding to said memory location identifiers (RAS# and CAS# are used to access adjustable pages within memory 420, Figure 4. Paragraphs 0010 and 0018-0020), wherein said means for storing said information returns a number of bits equal to the width of one of said uniquely identifiable different width memory locations in response to a read request (read request, paragraph 0019); and a means for managing a connection with said uniquely identifiable different width memory locations (DRAM cotroller 410), wherein said means for managing said connection supervises writing and reading of information to and from said uniquely identifiable different width memory location. Being that the memory has variable widths (page size), the number of widths accessed depends of the current width of the memory location accessed. Additionally, since the page width is determined for each access, all memory pages do not have to have the same width.

Regarding Claim 24, Lee discloses the variable width memory assignment system wherein said means for managing said connection (memory controller 410) includes a means for tracking a correspondence between said uniquely identifiable variable memory widths and register identifiers (asserts RAS# and CAS# signals from internal address provided by requester, paragraphs 0018-0019).

Regarding Claim 25, Lee discloses the variable width memory assignment system wherein said register identifiers are provided by a means for processing said information (internal address provided by requester, paragraph 0018).

Conclusion

7. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Midys Rojas whose telephone number is (571) 272-4207. The examiner can normally be reached on M-F 5:30am - 4:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (571) 272-4210. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2189

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Midys Rojas Examiner

Art Unit 2189

Mano Camono Sho

8/6/05

MR

August 8, 2005

MANO PADMANABHAN SUPERVISORY PATENT EXAMINER